• 1
• 0
• 1

李斌/awesome-security-collection forked from laoyang2020/awesome-security-collection

1000+ Github Security Resource Collection Repos.

• 1
• 0
• 0

李斌/corundum

Open source, high performance, FPGA-based NIC

• 1
• 0
• 0

李斌/Vitis_with_100Gbps_TCP-IP

100 Gbps TCP/IP stack for Vitis shells

• 1
• 0
• 0

李斌/PipeCNN

An OpenCL-based FPGA Accelerator for Convolutional Neural Networks

• 1
• 0
• 0

李斌/hls4ml

Machine learning in FPGAs using HLS

• 1
• 0
• 0

李斌/CNN-MobileNet-V1-implementation-on-AWS-FPGA-using-OpenCL

Increasing the accuracy of Convolutional Neural Networks (CNNs) has become a recent research focus in computer vision applications. Smaller CNN architectures like SqueezeNet and MobileNet can demonstrate accelerated performance on FPGAs and GPUs due to smaller model size and fewer network parameters. Implementation of CNNs on accelerators have two important benefits - GPUs provide thread-level parallelism to achieve higher throughput and FPGAs offer a customizable application-specific datapath. These two reasons make these platforms better suited for convolution like operations which involve huge data. This project aims to implement one such CNN architecture, MobileNet on an Image dataset in OpenCL, thereby comparing kernel execution time and memory bandwidth usage on FPGA and GPU

• 1
• 0
• 0

李斌/Vitis-AI

Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.

• 1
• 0
• 0

李斌/PipeCNN_Winograd

An OpenCL-Based FPGA Accelerator for Compressed YOLOv2

• 1
• 0
• 0

李斌/xfopencv

• 1
• 0
• 0

李斌/Ultra-Light-Fast-Generic-Face-Detector-1MB

1MB轻量级人脸检测模型 (1MB lightweight face detection model)

• 1
• 0
• 0

李斌/Applications

• 1
• 0
• 1

李斌/fpga-accel

The official repository of the local FPGA Development Kit.

• 1
• 0
• 0

李斌/SDAccel_Examples

SDAccel Examples

• 1
• 0
• 0

李斌/PassGAN

PassGAN source code for Python 3 & TensorFlow 1.13 with a pre-trained model. https://arxiv.org/abs/1709.00440